►
From YouTube: ORI FPGA and Remote Labs 1 Nov 2022
Description
No description was provided for this meeting.
If this is YOUR meeting, an easy way to fix this is to add a description to your video, wherever mtngs.io found it (probably YouTube).
A
A
B
C
A
Well
me
and
a
pile
of
other
people's
work.
So
thank
you
to
everybody.
That's
that's
produced
all
of
this
great
work
and
and
given
good
advice,
so
so
yeah
I
can
show.
Probably
the
the
best
visual
that
we
have
for
this
past
week
is
that
we
we
finally
found
some
documentation
for
the
problems
that
we've
been
having
and
it's,
but
I
guess
kind
of
our
our
own
fault
for
not
knowing
that
this
existed
on
the
Analog
Devices
website,
but
I'm
going
to
show
you
what
we
know
to
be
true.
Now.
A
But
within
the
miracle
of
sharing
screens,
okay,
here
we
go
all
right
share.
So
this
drawing
sums
up
the
challenge
that
we
have
been
that
we've
we
have
with
the
encoder
from
from
swato
and
and
onshul
and
all
the
other
people
that
contributed
to
it.
So
what
we're
doing
is
a
dbb,
S2
and
eventually
S2X
encoder
in
hardware
fpga
for
the
our
first
Target
successful
Target
was
the
the
Pluto
which
is
a
9361
device.
A
The
zc706
has
a
adrb
9371
on
it,
and
one
of
the
big
differences
is
that
9371
has
a
jsd,
204b
interface
and
some
other
big
steps
forward.
It's
a
great
part,
but
it's
complicated
and
the
unpack
which
is
after
the
DAC
fifo,
does
this
job.
So
we
have
128
bits
on
the
left
coming
from
the
DAC
fifo
and
that
goes
through
and
is
divided
up
in
the
following
ways.
Four,
this
is
two
channels
enabled,
so
this
is
going
to
be
a
transmitter,
zero
and
transmitter
one.
A
So
that's
how
it
goes.
That's
how
we
thought
it
went
now.
We
actually
have
confirmation
and
attempts
to
get
the
bus
correctly,
sized
up
or
32
bits
of
output.
Sized
up
correctly
to
the
128
bits,
I
think
we're
we're
much
much
closer
to
seeing
that
done.
The
axi
Smart
Connect
thing
that
I
tried
to
do
was
not
the
right
thing.
Plenty
of
us
have
learned
a
lot
more
about
axi
and
various
types
of
interconnects.
That's
the
good
news
and
the
bad
news
is
that
we
thought
it
would
would
work.
A
Probably
the
best
and
most
the
most
positive
thing
that
we
can
do
at
this
point
is
to
go
ahead
and
finish
the
part
that's
in
fpga
cores
from
from
Andre
swato's
work.
So
he
has
a
bus
resizer
that
we're
using
to
go
from
32
bits
from
dma
down
to
eight
bits
for
the
encoder.
So
so
that
is
the
it's
in
the
wrapper
and
it's
it's
in
the
design.
A
The
third
case
is
not
completed
in
this
particular
entity,
and
that's
the
case
that
we
need
where
it
goes
from,
something
like
32
bits
up
to
128,
so
that'd
be
kind
of
the
perfect
part
they're.
There
also
are
a
couple
of
existing
designs
on
GitHub
that
do
this
sort
of
Serial
to
parallel
parallel
to
serial
for
axi
bus.
But
since
we
we
have
have
a
design
that
we're
already
using
it's
already
a
sub
module.
It's
already
in
there
I
think
completing
that
might
might
be
the
thing.
A
A
The
other
things
that
we
did
this
past
week,
hello,
hi,
hi,
Sasha
and
hello
Everest.
Thank
you
so
much.
The
other
thing
that
we
were
able
to
do
this
week
is
that
we
kind
of
I
think
we
followed
Sasha's
advice
like
you,
go
back
to
the
regular
design
reference
design
and
and
do
more
things
with
that,
and
so
what
we?
A
What
we've
done
right
now
in
the
lab,
the
the
reference
design
without
the
encoder
in
it
is,
what's
the
bitstream,
that's
on
the
zc706
and
9371
and
we're
able
to
control
it
with
Matlab.
Now
this
was
kind
of
an
adventure.
The
hello
world,
from
Matlab
from
the
transceiver
toolbox,
did
not
work
out
of
the
box
and
it
didn't
work
for
an
interesting
reason.
A
A
It
was
the
most
remarkable
set
of
signals
and
it
made
us
feel
really
dumb
because
hello
world
not
working
well,
it's
a,
but
once
you
find
in
the
three
different
places
that
you
have
to
go
on
the
Matlab
website,
once
you
find
out
how
to
use
the
transceiver
toolbox,
then
it
then
it
starts
to
make
lots
of
sense.
So
we
were
able
to
move
all
around
and
set
up
simple
signals
with
the
with
doing
it.
A
I
think
that's,
that's
almost
a
sure
thing
and
when
you
do
that,
it's
actually
part
I
believe
that
the
DTs
file,
so
so
what
you're
doing
is
you're
making
it
part
of
the
design
all
the
way
back
to
to
that
level
and
we'll
need
to
do
some
experimentation
and
to
figure
out
all
the
different.
You
know
changes
to
clock
changes
to
clocks
changes
to
filters.
Those
are
things
that
we
might
need
to
do.
A
So
we
also
rebuilt
the
the
integration
the
the
database
or
the
repository
that
we
use
with
the
encoder
integrated
I,
went
ahead
and
just
deleted
the
one
that
has
the
clock
errors
or
didn't
delete
it
set
it
aside
and
then
redid
it
I
did
not
get
a
chance
to
test
it
before
this
meeting
today.
So
that's
the
rest
of
the
day
going
to
be
working
on
on
that
I'm,
suspecting
that
those
the
clock
errors
might
go
away,
because
it
could
be
that
we
managed
to
corrupt
the
project.
A
It
occurred
to
me
that
that
might
be
the
thing,
and
we
also
invested
some
time
learning
how
to
use
Ila
the
integrated
logic
analyzer
functions
in
Movado.
This
is
very
different
than
the
old
debug
course
that
I
know
how
to
use
there's
lots
of
improvements,
and
it
looks
like
it.
It
might
be.
The
thing
and
I
know
that
anshul
already
knows
how
to
to
use
these
I
believe
every
probably
does
too
so.
D
D
D
D
I
have
only
one
channel,
which
means
that
the
u-pake
U-Pack
allows
to
a
multiplex
the
two
channels
and
if
we
need
only
one
takes
right
now.
Well,
firstly,
on
on
the
easy
way,
is
to
have
only
one
channels
so
enable
only
one
channel,
and
then
we
avoid
some
problem
and
after
that,
maybe
if
we
are,
if
we
want
the
two
channels,
then
use
more
channels,
but
that's
another
way.
D
D
A
E
A
E
A
E
E
E
Gonna
have
to
deal
with
that
deal
with
that.
Okay,
so
I
might
actually
I'm
gonna
try
and
get
started.
I've
got
my
workstation
almost
set
up
I
moved
recently,
so
I'm
gonna
try
and
get
started
with
just
the
up
conversion,
but
I'm
also
going
to
try
and
take
a
look
at
different
ways
to
do
back
and
IQ
modulation
and
stuff
like
that,
because
I
think
there's
alternate
parts.
Thank.
E
A
B
A
Just
keep
an
eye
on
it.
I'm
I
think
that
the
the
grants
come
out
in
batches
I'm,
I'm
a
little
more
familiar
with
the
digital
communication
side
than
than
like
the
agriculture,
but
yeah
just
just
keep
checking
in
and
as
soon
as
you
see
something
then
then
raise
it
on
remote
labs
and
we'll
we'll
tackle
it.
A
I
think
we
we
looked
at
we
we
looked
and
and
wrote
just
for
everybody
else
to
catch
up
with
the
remote
lab.
This
is
a
microbiology
and-
and
you
know,
bacteriophage
work,
so
we
tried
to
do
this
through
some.
What
looked
like
some
promising
FDA
paths,
but
since
it's
r
d
for
for
bacteriophage
work
for
fish
farms,
probably
agriculture,
Department
of
Agriculture,
might
be
a
better
fit
so
we're
keeping
our
eyes
open
for
for
that.
For,
for
this
particular
remote
lab
cool.